An integrated design environment for performance and dependability analysis

Authors:
Robert H. Klenke;Moshe Meyassed;James H. Aylor;Barry W. Johnson;Ramesh Rao;Anup Ghosh
Affiliations:
Department of Electrical Engineering, University of Virginia, Charlottesville, VA;Department of Electrical Engineering, University of Virginia, Charlottesville, VA;Department of Electrical Engineering, University of Virginia, Charlottesville, VA;Department of Electrical Engineering, University of Virginia, Charlottesville, VA;Department of Electrical Engineering, University of Virginia, Charlottesville, VA;Department of Electrical Engineering, University of Virginia, Charlottesville, VA
Venue:
DAC '97 Proceedings of the 34th annual Design Automation Conference
Year:
1997

Citing 2
Cited 5

Coloured Petri Nets: a high level language for system design and analysis

APN 90 Proceedings on Advances in Petri nets 1990
An architecture design and assessment system for software/hardware codesign

DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference

A top-down design environment for developing pipelined datapaths

DAC '98 Proceedings of the 35th annual Design Automation Conference
A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems

Journal of VLSI Signal Processing Systems - Special issue on signal processing systems design and implementation
System Verification Using Multilevel Concurrent Simulation

IEEE Micro
A High-Level Petri Nets-Based Approach to Verifying Task Structures

IEEE Transactions on Knowledge and Data Engineering
High Performance Multiprocessor Architecture Design Methodology for Application-Specific Embedded Systems

HiPC '02 Proceedings of the 9th International Conference on High Performance Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents an integrated design environment thatsupports the design and analysis of digital systems from initialconcept to the final implementation. The environment supports bothsystem level performance and dependability analysis from acommon modeling representation. A tool called ADEPT (AdvancedDesign Environment Prototype Tool) has been developed toimplement the environment. ADEPT is based on IEEE 1076 VHDLand uses commercial schematic capture systems as a front end viaan EDIF interface. Several examples are presented whichdemonstrate various aspects of the environment.