A top-down design environment for developing pipelined datapaths

Authors:
Robert McGraw;James H. Aylor;Robert H. Klenke
Affiliations:
RAM Laboratories, 119 N. El Camino Real, Suite 175 Encinitas, CA;Department of Electrical Engineering, University of Virginia, Charlottesville, VA;Department of Electrical Engineering, University of Virginia, Charlottesville, VA
Venue:
DAC '98 Proceedings of the 35th annual Design Automation Conference
Year:
1998

Citing 9
Cited 1

Digital system design and microprocessors

Digital system design and microprocessors
High-performance computer architecture (2nd ed.)

High-performance computer architecture (2nd ed.)
A fast and flexible performance simulator for micro-architecture trade-off analysis on UltraSPARC-I

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Hardware/software codesign: a perspective

ICSE '91 Proceedings of the 13th international conference on Software engineering
An integrated design environment for performance and dependability analysis

DAC '97 Proceedings of the 34th annual Design Automation Conference
Computer architecture (2nd ed.): a quantitative approach

Computer architecture (2nd ed.): a quantitative approach
The use of Petri nets for modeling pipelined processors

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Design Methodology and CAD Tools for the NVAX Microprocessor

ICCD '92 Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors
Petri Nets Modeling in Pipelined Microprocessor Design

Proceedings of the 14th International Conference on Application and Theory of Petri Nets

A distributed collaborative product design environment based on semantic norm model and role-based access control

Journal of Network and Computer Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a design environment for cycle-based systems, such as microprocessors, that permits modeling of these systems at various levels, from the abstract system level, through the detailed RTL level, to an actual implementation. The environment allows the models to be refined to lower levels in a step-wise manner. The environment provides the ability to obtain meaningful metrics from abstract models of a processor's architecture. This capability allows design alternatives to be evaluated earlier in the design cycle, thus eliminating costly redesign and reducing the processor time to market.