Verifying Systems with Replicated Components in Mur&b.phiv;
Formal Methods in System Design
Parallelizing the Murϕ Verifier
Formal Methods in System Design - Special issue on CAV '97
A Heuristic for Symmetry Reductions with Scalarsets
FME '01 Proceedings of the International Symposium of Formal Methods Europe on Formal Methods for Increasing Software Productivity
Symmetry in temporal logic model checking
ACM Computing Surveys (CSUR)
Ten years of analyzing actors: Rebeca experience
Formal modeling
Hi-index | 0.00 |