A unified approach in the analysis of latches and flip-flops for low-power systems

Authors:
Vladimir Stojanovic;Vojin G. Oklobdzija;Raminder Bajwa
Affiliations:
University of Belgrade, Yugoslovia Bulevar Revolucije, 73 11000, Beograd, Yugoslovia;Integration, Berkely, CA, 1285 Grizzle Peak Blvd. Berkely, CA;Semiconductor Research Lboratories, Hitachi America Ltd, San Jose, CA
Venue:
ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Year:
1998

Citing 2
Cited 5

Clocking Schemes for High-Speed Digital Systems

IEEE Transactions on Computers
Design techniques for high performance, energy efficient control logic

ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design

Comparative delay and energy of single edge-triggered & dual edge-triggered pulsed flip-flops for high-performance microprocessors

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
Clocking strategies and scannable latches for low power appliacations

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
Low power integrated scan-retention mechanism

Proceedings of the 2002 international symposium on Low power electronics and design
Optimization of scannable latches for low energy

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low power
Sequential element design with built-in soft error resilience

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we propose a set of rules for consistent estimation of the real performance and power features of the latch and flip-flop structures. A new simulation and optimization approach is presented, targeting both high-performance and power budget issues. The analysis approach reveals the sources of performance and power consumption bottlenecks in different design styles. Certain misleading parameters have been properly modified and weighted to reflect the real properties of the compared structures. Furthermore, the results of the comparison of representative latches and flip-flops illustrate the advantages of our approach and the suitability of different design styles for low-power and high-performance applications.