The AIS-5000 Parallel Processor
IEEE Transactions on Pattern Analysis and Machine Intelligence - Special Issue on Industrial Machine Vision and Computer Vision Technology:8MPart
Polymorphic-Torus Architecture for Computer Vision
IEEE Transactions on Pattern Analysis and Machine Intelligence
The Abingdon Cross Benchmark Survey
Computer
Tolerating latency through software-controlled prefetching in shared-memory multiprocessors
Journal of Parallel and Distributed Computing - Special issue on shared-memory multiprocessors
Data-parallel programming on MIMD computers
Data-parallel programming on MIMD computers
T: a multithreaded massively parallel architecture
ISCA '92 Proceedings of the 19th annual international symposium on Computer architecture
The J-machine multicomputer: an architectural evaluation
ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
The Stanford FLASH multiprocessor
ISCA '94 Proceedings of the 21st annual international symposium on Computer architecture
Tempest and typhoon: user-level shared memory
ISCA '94 Proceedings of the 21st annual international symposium on Computer architecture
The MIT Alewife machine: architecture and performance
ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
Empirical evaluation of the CRAY-T3D: a compiler perspective
ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
Parallel stereocorrelation on a reconfigurable multi-ring network
The Journal of Supercomputing - Special issue on parallel and distributed processing
The DASH Prototype: Logic Overhead and Performance
IEEE Transactions on Parallel and Distributed Systems
MGAP applications in machine perception
CAMP '95 Proceedings of the Computer Architectures for Machine Perception
Systolic cellular logic: architecture and performance evaluation
CAMP '95 Proceedings of the Computer Architectures for Machine Perception
T++: a parallel object oriented language for a task and data parallel programming
CAMP '95 Proceedings of the Computer Architectures for Machine Perception
A 64 parallel integrated memory array processor and a 30 GIPS real-time vision system
CAMP '95 Proceedings of the Computer Architectures for Machine Perception
A programming and simulation model of a SIMD-MIMD architecture for image processing
CAMP '95 Proceedings of the Computer Architectures for Machine Perception
Compositional C++: Compositional Parallel Programming
Compositional C++: Compositional Parallel Programming
Computer architecture development courses in Toulouse Universities
WCAE-5 '99 Proceedings of the 1999 workshop on Computer architecture education
| Hi-index | 0.00 |
The Image Processing applications require both computing andcommunication power. The object of the GFLOPS project was to study allaspects concerning the design of such computers. The project‘s aim was todevelop a parallel architecture as well as its software environment toimplement these applications efficiently. A development environment,especially a C data-parallel language, has been built for this purpose. TheC parallel language presented here, simplifies the use of such architecturesby providing the programmer with a global name space and a control mechanismto exploit fine and medium grain parallelism of its applications. The mainadvantage of our paradigm is that it allows a unique framework to expressboth data and control parallelism. We have implemented this programmingenvironment on the GFLOPS machine which supports up to 512 processor nodes,which are PC mother boards, connected over a scaleable and cost-effectivenetwork, via the PCI-bus, at a constant cost per node. The aim is to obtainat low cost a scaleable virtually shared memory machine. In this paper wediscuss the design of the GFLOPS machine and its C parallel language, andevaluate the effectiveness of the mechanisms incorporated. The analysis ofthe architecture‘s behaviour was conducted with microbenchmarks and imageprocessing algorithms, written in C.