Cipher Instruction Search Attack on the Bus-Encryption Security Microcontroller DS5002FP

Authors:
Markus G. Kuhn
Affiliations:
Univ. of Cambridge, Cambridge, UK
Venue:
IEEE Transactions on Computers
Year:
1998

Citing 3
Cited 19

Software protection and simulation on oblivious RAMs

Journal of the ACM (JACM)
PROTECTING EXTERNALLY SUPPLIED SOFTWARE IN SMALL COMPUTERS

PROTECTING EXTERNALLY SUPPLIED SOFTWARE IN SMALL COMPUTERS
Tamper resistance: a cautionary note

WOEC'96 Proceedings of the 2nd conference on Proceedings of the Second USENIX Workshop on Electronic Commerce - Volume 2

Hardware assisted control flow obfuscation for embedded processors

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
HIDE: an infrastructure for efficiently protecting information leakage on the address bus

ASPLOS XI Proceedings of the 11th international conference on Architectural support for programming languages and operating systems
Hardware Engines for Bus Encryption: A Survey of Existing Techniques

Proceedings of the conference on Design, Automation and Test in Europe - Volume 3
Architecture Support for 3D Obfuscation

IEEE Transactions on Computers
A parallelized way to provide data encryption and integrity checking on a processor-memory bus

Proceedings of the 43rd annual Design Automation Conference
A low-cost memory remapping scheme for address bus protection

Proceedings of the 15th international conference on Parallel architectures and compilation techniques
Ensuring secure program execution in multiprocessor embedded systems: a case study

CODES+ISSS '07 Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Efficient hardware implementations for the DES family

ISP'06 Proceedings of the 5th WSEAS International Conference on Information Security and Privacy
TEC-Tree: A Low-Cost, Parallelizable Tree for Efficient Defense Against Memory Replay Attacks

CHES '07 Proceedings of the 9th international workshop on Cryptographic Hardware and Embedded Systems
Hardware Mechanisms for Memory Authentication: A Survey of Existing Techniques and Engines

Transactions on Computational Science IV
A low-cost memory remapping scheme for address bus protection

Journal of Parallel and Distributed Computing
SHIELDSTRAP: making secure processors truly secure

ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design
SecBus: operating system controlled hierarchical page-based memory bus protection

Proceedings of the Conference on Design, Automation and Test in Europe
Block-level added redundancy explicit authentication for parallelized encryption and integrity checking of processor-memory transactions

Transactions on computational science X
Toward a broader view of security protocols

SP'04 Proceedings of the 12th international conference on Security Protocols
A comparison of two approaches providing data encryption and authentication on a processor memory bus

PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Beyond full disk encryption: protection on security-enhanced commodity processors

ACNS'13 Proceedings of the 11th international conference on Applied Cryptography and Network Security
Hardware-enforced Protection against Software Reverse-Engineering based on an Instruction Set Encoding

Proceedings of ACM SIGPLAN on Program Protection and Reverse Engineering Workshop 2014
Memory encryption: A survey of existing techniques

ACM Computing Surveys (CSUR)

Quantified Score

Hi-index	14.98

Visualization

Abstract

A widely used bus-encryption microprocessor is vulnerable to a new practical attack. This type of processor decrypts on-the-fly while fetching code and data, which are stored in RAM only in encrypted form. The attack allows easy, unauthorized access to the decrypted memory content.