Implementing Precise Interrupts in Pipelined Processors
IEEE Transactions on Computers
Computer architecture (2nd ed.): a quantitative approach
Computer architecture (2nd ed.): a quantitative approach
A Variable Latency Pipelined Floating-Point Adder
Euro-Par '96 Proceedings of the Second International Euro-Par Conference on Parallel Processing-Volume II
Design of a Computer—The Control Data 6600
Design of a Computer—The Control Data 6600
Variable latency caches for nanoscale processor
Proceedings of the 2007 ACM/IEEE conference on Supercomputing
Using speculative functional units in high level synthesis
Proceedings of the Conference on Design, Automation and Test in Europe
Scheduling independent liveness analysis for register binding in high level synthesis
Proceedings of the Conference on Design, Automation and Test in Europe
| Hi-index | 0.00 |