Efficient switching activity simulation under a real delay model using a bitparallel approach

Authors:
M. Bühler;M. Papesch;K. Kapp;U. G. Baitinger
Affiliations:
University of Stuttgart, Stuttgart;University of Stuttgart, Stuttgart;University of Stuttgart, Stuttgart;University of Stuttgart, Stuttgart
Venue:
DATE '99 Proceedings of the conference on Design, automation and test in Europe
Year:
1999

Estimation of circuit activity considering signal correlations and simultaneous switching

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Efficient power estimation for highly correlated input streams

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Estimation of average switching activity in combinational logic circuits using symbolic simulation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Petri net modeling of gate and interconnect delays for power estimation

Proceedings of the 39th annual Design Automation Conference
A Real Delay Switching Activity Simulator based on Petri net Modeling

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
Petri net modeling of gate and interconnect delays for power estimation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low power

Hi-index	0.00