An automated data path synthesizer for a canonic structure, implementable in VLSI

Authors:
Kumar Ramayya;Anshul Kumar;Surendra Prasad
Affiliations:
Department of Electrical Engineering, Indian Institute of TechnoIogy, Delhi, India;Department of Electrical Engineering, Indian Institute of TechnoIogy, Delhi, India;Department of Electrical Engineering, Indian Institute of TechnoIogy, Delhi, India
Venue:
DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
Year:
1985

Citing 8
Cited 1

Introduction to VLSI Systems

Introduction to VLSI Systems
Facet: A procedure for the automated synthesis of digital systems

DAC '83 Proceedings of the 20th Design Automation Conference
A structured language for CAD of digital systems

ISCA '80 Proceedings of the 7th annual symposium on Computer Architecture
Automatic PLA synthesis from a DDL-P description

DAC '81 Proceedings of the 18th Design Automation Conference
The modeling and synthesis of bus systems

DAC '81 Proceedings of the 18th Design Automation Conference
PRO - an automatic string placement program for polycell layout

DAC '76 Proceedings of the 13th Design Automation Conference
Bristle Blocks: A silicon compiler

DAC '79 Proceedings of the 16th Design Automation Conference
Placement and routing algorithms for hierarchical integrated circuit layout

Placement and routing algorithms for hierarchical integrated circuit layout

Ideas: A Tool for VLSI CAD

IEEE Design & Test

Quantified Score

Hi-index	0.00

Visualization

Abstract

Digital design complexity and the advent of VLSI has increased the need for design automation techniques. This paper discusses the mapping of the data part specified at a behavioural level onto a canonical structure, Data Node Array (DNA). The DNA is a parameterized, regular structure which is capable of realizing an arbitrary, complex and parallel behavioural descriptions. The problem of transforming the input description to a layout is formulated using a graph model and an algorithm for the data synthesis is given. An example illustrates the algorithm and the capabilities of the structure.