The construction of minimal area power and ground nets for VLSI circuits

Authors:
S. Chowdhury;M. A. Breuer
Affiliations:
Department of Electrical Engineering-Systems, Uuiversity of Southern California, Los Angeles, CA;Department of Electrical Engineering-Systems, Uuiversity of Southern California, Los Angeles, CA
Venue:
DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
Year:
1985

Citing 1
Cited 4

Introduction to VLSI Systems

Introduction to VLSI Systems

An automated design of minimum-area IC power/ground nets

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
The ADAM advanced design automation system: overview, planner and natural language interface

DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
A dynamic programming approach to the power supply net sizing problem

EURO-DAC '90 Proceedings of the conference on European design automation
Optimal planning for mesh-based power distribution

Proceedings of the 2004 Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper deals with the problem of sizing power and ground nets in integrated circuits composed of modules, where the nets are routed in the channels between the modules. Constraints are assumed on allowable voltage drops between the chip's power and ground pads and the module's power and ground pins. Maximum current drain into each module is also assumed to be known. A procedure for determining the width of each branch in the power and ground trees is presented, where the objective is to minimize the area of the power and ground nets subject to several constraints, such as IR voltage drop and metal migration.