The Kyushu University reconfigurable parallel processor: design of memory and intercommunicaiton architectures

Authors:
Kazuaki Murakami;Shin-ichiro Mori;Akira Fukuda;Toshinori Sueyoshi;Shinji Tomita
Affiliations:
Department of Information Systems, Interdisciplinary Graduate School of Engineering Sciences, Kyushu University, 6-1 Kasuga-Koen, Kasuga-shi, Fukuoka, 816 Japan;Department of Information Systems, Interdisciplinary Graduate School of Engineering Sciences, Kyushu University, 6-1 Kasuga-Koen, Kasuga-shi, Fukuoka, 816 Japan;Department of Information Systems, Interdisciplinary Graduate School of Engineering Sciences, Kyushu University, 6-1 Kasuga-Koen, Kasuga-shi, Fukuoka, 816 Japan;Kyushu Institute of Technology and Department of Information Systems, Interdisciplinary Graduate School of Engineering Sciences, Kyushu University, 6-1 Kasuga-Koen, Kasuga-shi, Fukuoka, 816 Japan;Department of Information Systems, Interdisciplinary Graduate School of Engineering Sciences, Kyushu University, 6-1 Kasuga-Koen, Kasuga-shi, Fukuoka, 816 Japan
Venue:
ICS '89 Proceedings of the 3rd international conference on Supercomputing
Year:
1989

Citing 10
Cited 1

Cache coherence protocols: evaluation using a multiprocessor simulation model

ACM Transactions on Computer Systems (TOCS)
Architecture of a message-driven processor

ISCA '87 Proceedings of the 14th annual international symposium on Computer architecture
Coherency for multiprocessor virtual address caches

ASPLOS II Proceedings of the second international conference on Architectual support for programming languages and operating systems
A Synthesis Algorithm for Reconfigurable Interconnection Networks

IEEE Transactions on Computers
An overview of the Kyushu University reconfigurable parallel processor

ACM SIGARCH Computer Architecture News - Special Issue: Architectural Support for Operating Systems
Page table management in local/remote architectures

ICS '88 Proceedings of the 2nd international conference on Supercomputing
A high-speed message-driven communication architecture

ICS '88 Proceedings of the 2nd international conference on Supercomputing
Experience Using Multiprocessor Systems—A Status Report

ACM Computing Surveys (CSUR)
A control processor for a reconfigurable array computer

ISCA '82 Proceedings of the 9th annual symposium on Computer Architecture
An economical solution to the cache coherence problem

ISCA '84 Proceedings of the 11th annual international symposium on Computer architecture

Toward Advanced Parallel Processing: Exploiting Parallelism at Task and Instruction Levels

IEEE Micro

Quantified Score

Hi-index	0.00

Visualization

Abstract

The reconfigurable parallel processor system under development at Kyushu University is an MIMD-type multiprocessor which consists of N processing-elements (currently N is 128) fully connected by S N × N crossbar networks (currently S is 1). Each PE (Processing Element) employs a Fujitsu SPARC MB86900/10 chip-set, a Weitek WTL1164/65 chip-set, an MMU (Memory Management Unit) with 64K bytes of cache, 4M bytes of memory, and an MCU (Message Communication Unit). The modular 128 × 128 crossbar network is implemented by arranging 256 identical 8 × 8 crossbar LSI-modules in a 16 × 16 matrix form. The full 128-PE configuration achieves supercomputer levels of performance by providing 1.28 GIPS and 205 MFLOPS of computing power, 512M bytes of memory, and 2.56G bytes/s of inter-PE communication bandwidth. At the same time, it exploits unique reconfigurability in the memory and intercommunication architectures. By utilizing these two types of reconfigurability, we believe that the system can be effectively tailored to a wide spectrum of applications such as numerical computation, image processing, computer graphics, artificial intelligence, neurocomputing, and so on.