A method to derive application-specific embedded processing cores

Authors:
Olivier Hébert;Ivan C. Kraljic;Yvon Savaria
Affiliations:
Electrical and Computer Engineering Dept. École Polytechnique de Montréal, Montréal, Qc, Canada;MiroTech MicroSystems Inc. Saint-Laurent, Qc, Canada;Electrical and Computer Engineering Dept. École Polytechnique de Montréal, Montréal, Qc, Canada and MiroTech MicroSystems Inc. Saint-Laurent, Qc, Canada
Venue:
CODES '00 Proceedings of the eighth international workshop on Hardware/software codesign
Year:
2000

Citing 4
Cited 6

From real-time emulation to ASIC integration for image processing applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on the 1995 IEEE ASIC conference
Hardware-Software Cosynthesis for Digital Systems

IEEE Design & Test
Generating Reliable Embedded Processors

IEEE Micro
Parallel Ultra Large Scale Engine SIMD Architecture For Real-Time Digital Signal Processing Applications

ICCD '98 Proceedings of the International Conference on Computer Design

Compiler-directed customization of ASIP cores

Proceedings of the tenth international symposium on Hardware/software codesign
Using reconfigurability to achieve real-time profiling for hardware/software codesign

FPGA '04 Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays
Extracting and improving microarchitecture performance on reconfigurable architectures

International Journal of Parallel Programming - Special issue: The next generation software program
Automatic architecture refinement techniques for customizing processing elements

Proceedings of the 45th annual Design Automation Conference
Automatic application-specific microarchitecture reconfiguration

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Leveraging reconfigurability in the hardware/software codesign process

ACM Transactions on Reconfigurable Technology and Systems (TRETS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

The concept of system-on-a-chip is becoming increasingly popular for the integration of complex systems. New types of processor cores are now available that enable the designer to customize their processors for the target applications. These soft cores are not tightly coupled with the target application, and this leads to processing cores sub-optimal for their specific applications. This paper proposes a method to derive application-specific embedded processors from soft processor cores. The derivation process involves an analysis of the resources of the processing core used by the target application. Then a series of optimizations based on the analysis results are performed on an optimizable model of the processor core. We present the tool used to perform the analysis of the resources used by an application, and results from a real-world case. Then, various optimization methods are described.