VHDL-based communication and synchronization synthesis
EURO-DAC '95/EURO-VHDL '95 Proceedings of the conference on European design automation
Computer networks (3rd ed.)
Structural models for specifying telephone systems
Computer Networks and ISDN Systems - Special issue: specification architecture
Synchronization detection for multi-process hierarchical synthesis
Proceedings of the 11th international symposium on System synthesis
Practical Formal Methods for Hardware Design
Practical Formal Methods for Hardware Design
Hardware specification generated from Estelle
Proceedings of the Fifteenth IFIP WG6.1 International Symposium on Protocol Specification, Testing and Verification XV
A method to build symbolic representations of LOTOS specifications
Proceedings of the Fifteenth IFIP WG6.1 International Symposium on Protocol Specification, Testing and Verification XV
Modelling Digital Logic in SDL
FORTE X / PSTV XVII '97 Proceedings of the IFIP TC6 WG6.1 Joint International Conference on Formal Description Techniques for Distributed Systems and Communication Protocols (FORTE X) and Protocol Specification, Testing and Verification (PSTV XVII)
Hardware synthesis from protocol specifications in LOTOS
FORTE XI / PSTV XVIII '98 Proceedings of the FIP TC6 WG6.1 Joint International Conference on Formal Description Techniques for Distributed Systems and Communication Protocols (FORTE XI) and Protocol Specification, Testing and Verification (PSTV XVIII)
Protocol animation based on event-driven visualization scenarios in real-time LOTOS
Computer Networks: The International Journal of Computer and Telecommunications Networking - Protocol animation
Design and Implementation of FPGA Circuits for High Speed Network Monitors
FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
A mutation model for the SystemC TLM 2.0 communication interfaces
Proceedings of the conference on Design, automation and test in Europe
Functional qualification of TLM verification
Proceedings of the Conference on Design, Automation and Test in Europe
HIFsuite: tools for HDL code conversion and manipulation
EURASIP Journal on Embedded Systems
FAST: An RTL Fault Simulation Framework based on RTL-to-TLM Abstraction
Journal of Electronic Testing: Theory and Applications
| Hi-index | 0.00 |
In this paper, we propose a technique to implement communication protocols as hardware circuits using a model of concurrent EFSMs with multi-way synchronization. Since use of multi-way synchronization enables simple and comprehensible specifications of recent communication protocols which frequently use complicated mechanisms such as mutual exclusion and dynamic job assignment, the proposed model is expected to reduce development cost in designing/developing such protocols. We implement specifications described in the model so that EFSMs work synchronously with the same clock, and that the synchronization mechanism for checking executability of each tuple of synchronizing transitions is implemented as a combinational logic circuit. Through some experiments, we have confirmed that the proposed technique can synthesize hardware circuits with relatively good performances for practical use.