A new partitioning method for parallel simulation of VLSI circuits on transistor level

Authors:
Norbert Fröhlich;Volker Glöckel;Josef Fleischmann
Affiliations:
Institute of Electronic Design Automation, Technical University of Munich, 80333 Munich, Germany;Institute of Electronic Design Automation, Technical University of Munich, 80333 Munich, Germany;Institute of Electronic Design Automation, Technical University of Munich, 80333 Munich, Germany
Venue:
DATE '00 Proceedings of the conference on Design, automation and test in Europe
Year:
2000

A linear-time heuristic for improving network partitions

DAC '82 Proceedings of the 19th Design Automation Conference
Circuit partitioning for waveform relaxation

EURO-DAC '91 Proceedings of the conference on European design automation
Partitioning and analysis of static digital CMOS circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Hi-index	0.00