An adaptive on-chip voltage regulation technique for low-power applications

Authors:
Nicola Dragone;Akshay Aggarwal;L. Richard Carley
Affiliations:
Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA and STMicroelectronics;Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA;Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA
Venue:
ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Year:
2000

Citing 2
Cited 4

Decreasing low-voltage manufacturing-induced delay variations with adaptive mixed-voltage-swing circuits

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
A completey on-chip voltage regulation technique for low power digital circuits

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design

Control-theoretic dynamic frequency and voltage scaling for multimedia workloads

CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Asynchronous Datapath with Software-Controlled On-Chip Adaptive Voltage Scaling for Multirate Signal Processing Applications

ASYNC '03 Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems
Technology exploration for adaptive power and frequency scaling in 90nm CMOS

Proceedings of the 2004 international symposium on Low power electronics and design
MicroFix: Using timing interpolation and delay sensors for power reduction

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.01

Visualization

Abstract

In this paper we present a completely on-chip voltage regulation technique which promises to adjust the degree of voltage regulation in a digital logic chip in the face of process induced delay variations so as to minimize energy dissipation while always guaranteeing the target operatingfrequency. For this purpose the delay of a critical path replica of the circuit being regulated is constantly compared with the target delay provide the regulator with the information needed to select the optimum voltage levels. The proposed solution is even more attractive in that no external components are required. Based on this scheme, a completely on-chip voltage regulator has been fabricated in a commercial 0.5&mgr;m CMOS process and used to generate the inner rail voltages for a DSP multiplier-accumulator (MAC) implemented in mixed swing QuadRail. Measured results indicate that the voltages generated by the regulator offer a very high degree of load regulation thus verifying the fast response time of the on-chip output buffer.