A completey on-chip voltage regulation technique for low power digital circuits

Authors:
L. Richard Carley;Akshay Aggarwal
Affiliations:
Carnegie Mellon University, Dept. of Electrical and Comp. Eng., Pittsburgh, PA;Lucent Technologies, 1247 S. Cedar Crest Blvd., Allentown, PA
Venue:
ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Year:
1999

Clustered voltage scaling technique for low-power design

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Decreasing low-voltage manufacturing-induced delay variations with adaptive mixed-voltage-swing circuits

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
A reconfigurable dual output low power digital PWM power converter

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design

An adaptive on-chip voltage regulation technique for low-power applications

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Asynchronous Datapath with Software-Controlled On-Chip Adaptive Voltage Scaling for Multirate Signal Processing Applications

ASYNC '03 Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems
On-chip digital power supply control for system-on-chip applications

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
An indirect current sensing technique for IDDQ and IDDT tests

GLSVLSI '06 Proceedings of the 16th ACM Great Lakes symposium on VLSI
Low-power design techniques for scaled technologies

Integration, the VLSI Journal - Special issue: Low-power design techniques
Low-power design techniques for scaled technologies

Integration, the VLSI Journal - Special issue: Low-power design techniques
MicroFix: Using timing interpolation and delay sensors for power reduction

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Hi-index	0.00