Low power synthesis of sum-of-products computation (poster session)

Authors:
K. Masselos;S. Theoharis;P. K. Merakos;T. Stouraitis;C. E. Goutis
Affiliations:
VLSI Design Laboratory, Department of Electrical and Computer Engineering, University of Patras, Rio 26500, Greece;VLSI Design Laboratory, Department of Electrical and Computer Engineering, University of Patras, Rio 26500, Greece;VLSI Design Laboratory, Department of Electrical and Computer Engineering, University of Patras, Rio 26500, Greece;VLSI Design Laboratory, Department of Electrical and Computer Engineering, University of Patras, Rio 26500, Greece;VLSI Design Laboratory, Department of Electrical and Computer Engineering, University of Patras, Rio 26500, Greece
Venue:
ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Year:
2000

Citing 4
Cited 3

Combinatorial optimization: algorithms and complexity

Combinatorial optimization: algorithms and complexity
High-level synthesis techniques for reducing the activity of functional units

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Power analysis and minimization techniques for embedded DSP software

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Activity Measures for Fast Relative Power Estimation in Numerical Transformation for Low Power DSP Synthesis

Journal of VLSI Signal Processing Systems - Special issue on systematic trade-off analysis in signal processing systems design

Algorithms and analysis of scheduling for loops with minimum switching

International Journal of Computational Science and Engineering
Algorithms and analysis of scheduling for low-power high-performance DSP on VLIW processors

International Journal of High Performance Computing and Networking
Energy-Aware Loop Scheduling and Assignment for Multi-Core, Multi-Functional-Unit Architecture

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Novel techniques for the power efficient synthesis of sum-of-product computations are presented. Simple and efficient heuristics for scheduling and assignment are described. Different partly static cost functions are proposed to drive the synthesis tasks. The proposed cost functions target the power consumption either in the buses connecting the functional units with the storage elements or inside the functional units. The partly static nature of the proposed cost functions reduces the time of the synthesis procedure. Experimental results from different relevant digital signal processing algorithmic kernels prove that the proposed synthesis techniques lead to significant power savings.