Embedded tutorial: essential issues for IP reuse

Authors:
Daniel D. Gajski;Allen C.-H. Wu;Viraphol Chaiyakul;Shojiro Mori;Tom Nukiyama;Pierre Bricaud
Affiliations:
University of California, Irvine;Tsing Hua University, Taiwan, ROC;Y Explorations Inc.;Toshiba Corp., Japan;NEC Corp., Japan;Mentor Graphics Corp.
Venue:
ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Year:
2000

Citing 0
Cited 8

Automatic delay correction method for IP block-based design of VLSI dedicated digital signal processing systems: theoretical foundations and implementation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Macrocell builder: IP-block-based design environment for high-throughput VLSI dedicated digital signal processing systems

EURASIP Journal on Applied Signal Processing
Developing silicon intellectual property E-trade mechanisms for system on chip design and integration

International Journal of Computer Integrated Manufacturing - Global Competitive Manufacturing
A BBN-based framework for adaptive IP-reuse

Proceedings of the 6th FPGAworld Conference
Domain-specific modeling of power aware distributed real-time embedded systems

SAMOS'06 Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
The RecoBlock SoC platform: a flexible array of reusable run-time-reconfigurable IP-blocks

Proceedings of the Conference on Design, Automation and Test in Europe
On the automatic generation of GPU-oriented software applications from RTL IPs

Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis
On the Reuse of Heterogeneous IPs into SysML Models for Integration Validation

Journal of Electronic Testing: Theory and Applications

Quantified Score

Hi-index	0.01

Visualization

Abstract