A new method for constructing IP level power model based on power sensitivity

Authors:
Heng-Liang Huang;Jiing-Yuan Lin;Wen-Zen Shen;Jing-Yang Jou
Affiliations:
Department of Electronic Engineering, National Chiao-Tung University, Hsin-Chu, Taiwan;Global UniChip Corporation, Hsin-Chu, Taiwan;Department of Electronic Engineering, National Chiao-Tung University, Hsin-Chu, Taiwan;Department of Electronic Engineering, National Chiao-Tung University, Hsin-Chu, Taiwan
Venue:
ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Year:
2000

Probability, random processes, and estimation theory for engineers

Probability, random processes, and estimation theory for engineers
Power macromodeling for high level power estimation

DAC '97 Proceedings of the 34th annual Design Automation Conference
A power macromodeling technique based on power sensitivity

DAC '98 Proceedings of the 35th annual Design Automation Conference
Node sampling: a robust RTL power modeling approach

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Adaptive least mean square behavioral power modeling

EDTC '97 Proceedings of the 1997 European conference on Design and Test
Effective Capacitance Macro-Modelling for Architectural-Level Power Estimation

GLS '98 Proceedings of the Great Lakes Symposium on VLSI '98
Towards a high-level power estimation capability [digital ICs]

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Hi-index	0.00