A method for linking process-level variability to system performances

Authors:
Tomohiro Fujita;Ken-ichi Okada;Hiroaki Fujita;Hidetoshi Onodera;Keikichi Tamaru
Affiliations:
Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University, Kyoto 606-8501, Japan;-;-;Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University, Kyoto 606-8501, Japan;Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University, Kyoto 606-8501, Japan
Venue:
ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Year:
2000

Citing 2
Cited 4

Empirical model-building and response surface

Empirical model-building and response surface
Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design

Fast statistical analysis of process variation effects using accurate PLL behavioral models

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Behavior-level yield enhancement approach for large-scaled analog circuits

Proceedings of the 47th Design Automation Conference
A fast heuristic approach for parametric yield enhancement of analog designs

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special section on verification challenges in the concurrent world
Efficient trimmed-sample Monte Carlo methodology and yield-aware design flow for analog circuits

Proceedings of the 49th Annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract