Practical low-cost CPL implementations threshold logic functions

Authors:
José M. Quintana;Maria J. Avedillo;Raúl Jiménez;Esther Rodríguez-Villegas
Affiliations:
Instituto de Microelectrónica de Sevilla (IMSE-CNM), Avda. Reina Mercedes s/n, 41012 Sevilla, Spain;Instituto de Microelectrónica de Sevilla (IMSE-CNM), Avda. Reina Mercedes s/n, 41012 Sevilla, Spain;Dpto. Ing. Electrónica de Sistemas Informáticos y Automática, Carr. Palos-La Rábida, 21071 Huelva, Spain;Instituto de Microelectrónica de Sevilla (IMSE-CNM), Avda. Reina Mercedes s/n, 41012 Sevilla, Spain
Venue:
GLSVLSI '01 Proceedings of the 11th Great Lakes symposium on VLSI
Year:
2001

Reducing the number of transistors in digital circuits using gate-level evolutionary design

Proceedings of the 9th annual conference on Genetic and evolutionary computation
Transistor-Level Evolution of Digital Circuits Using a Special Circuit Simulator

ICES '08 Proceedings of the 8th international conference on Evolvable Systems: From Biology to Hardware
Memristor based programmable threshold logic array

Proceedings of the 2010 IEEE/ACM International Symposium on Nanoscale Architectures

Hi-index	0.00