Journal of VLSI Signal Processing Systems - Special issue: video/image signal processing
A prototype VLSI chip architecture for JPEG image compression
EDTC '95 Proceedings of the 1995 European conference on Design and Test
A 100 MHz 2-D 8×8 DCT/IDCT processor for HDTV applications
IEEE Transactions on Circuits and Systems for Video Technology
JPEG, MPEG-4, and H.264 Codec IP Development
Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Joint source-cryptographic-channel coding for dependable systems
International Journal of Computer Applications in Technology
High speed JPEG coder based on modularized and pipelined architecture with distributed control
PCM'05 Proceedings of the 6th Pacific-Rim conference on Advances in Multimedia Information Processing - Volume Part I
Division-free multiquantization scheme for modern video codecs
Advances in Multimedia
Hi-index | 0.00 |
A complete, low cost baseline JPEG encoder soft IP and its chip implementation are presented in this paper. It features user-defined, run-time re-configurable quantization tables, highly modularized and fully pipelined architecture. A prototype, synthesized with COMPASS cell library, has been implemented in TSMC 0.6-um single-poly, triple-metal process. It can run up to 40 MHz at 3.3V. This IP can be easily integrated into various application systems, such as scanner, PC camera and color FAX, etc.