A prototype VLSI chip architecture for JPEG image compression

Authors:
M. Kovac;N. Ranganathan;M. Zagar
Affiliations:
Faculty of Electrical Engineering, University of Zagreb, Av. Vukovar 39, 410OO Zagreb, CROATIA;Center for Microelectronics Research, Dept. Comp. SC. and Eng., Univ. of South Florida, Tampa;Faculty of Electrical Engineering, University of Zagreb, Av. Vukovar 39, 410OO Zagreb, CROATIA
Venue:
EDTC '95 Proceedings of the 1995 European conference on Design and Test
Year:
1995

Citing 3
Cited 3

The JPEG still picture compression standard

Communications of the ACM - Special issue on digital multimedia systems
JPEG Still Image Data Compression Standard

JPEG Still Image Data Compression Standard
JAGUAR: a high speed VLSI chip for JPEG image compression standard

VLSID '95 Proceedings of the 8th International Conference on VLSI Design

Design and implementation of JPEG encoder IP core

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
A JPEG Chip for Image Compression and Decompression

Journal of VLSI Signal Processing Systems
Project Space Exploration on the 2-D DCT Architecture of a JPEG Compressor Directed to FPGA Implementation

Proceedings of the conference on Design, automation and test in Europe - Volume 3

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we describe the design and implementation of a prototype single chip VLSI architecture for implementing the JPEG baseline image compression standard. The chip exploits the principles of pipelining and parallelism to the maximum extent in order to obtain high speed and throughput. The architecture for discrete cosine transform and the entropy encoder are based on efficient algorithms designed for high speed VLSI implementation. The chip was implemented using the Cadence tools and based on the prototype implementation the proposed chip architecture can yield a clock rate of about 100 MHz which would allow an input rate of 30 frames per second for 1024/spl times/1024 color images.