Synthesis of four-phase asynchronous control circuits from pipeline dependency graphs

Authors:
Hiroto Kagotani;Takuji Okamoto;Takashi Nanya
Affiliations:
Department of Communication Network Engineering, Okayama University, Okayama 700-8530, Japan;Department of Communication Network Engineering, Okayama University, Okayama 700-8530, Japan;Research Center for Advanced Science and Technology, The University of Tokyo, Tokyo 153-8904, Japan
Venue:
Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Year:
2001

Citing 6
Cited 0

Micropipelines

Communications of the ACM
Handshake circuits: an asynchronous architecture for VLSI programming

Handshake circuits: an asynchronous architecture for VLSI programming
TITAC: Design of A Quasi-Delay-Insensitive Microprocessor

IEEE Design & Test
Practical advances in asynchronous design and in asynchronous/synchronous interfaces

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
High-Performance Asynchronous Pipeline Circuits

ASYNC '96 Proceedings of the 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems
A Result Forwarding Mechanism for Asynchronous Pipelined Systems

ASYNC '97 Proceedings of the 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

We propose a method of synthesizing pipeline controllers as four-phase asynchronous circuits from specifications described as two-phase dependency graphs. Pipeline two-phase dependency graphs are transformed into four-phase ones by applying a transformation rule to each simple loop in the graphs. Four-phase dependency graphs are easily mapped onto four-phase asynchronous control circuits. We also discuss some simplification of four-phase dependency graphs.