A reduced register file for RISC architectures

Authors:
Miquel Huguet;Tomás Lang
Affiliations:
UCLA Computer Science Department, University of California, Los Angeles, Ca;UCLA Computer Science Department, University of California, Los Angeles, Ca
Venue:
ACM SIGARCH Computer Architecture News
Year:
1985

Citing 0
Cited 7

Performance evaluation of multiple register sets

ISCA '87 Proceedings of the 14th annual international symposium on Computer architecture
Structuring an instruction cache

ACM SIGARCH Computer Architecture News
Performance evaluation of on-chip register and cache organizations

ISCA '88 Proceedings of the 15th Annual International Symposium on Computer architecture
A priority strategy on RISC for real-time multitasking software applications

ACM SIGARCH Computer Architecture News
Architectural support for reduced register saving/restoring in single-window register files

ACM Transactions on Computer Systems (TOCS)
A RISC Architecture with Two-Size, Overlapping Register Windows

IEEE Micro
Effective VLSI Processor Architectures for HLL Computers: The RISC Approach

IEEE Micro

Quantified Score

Hi-index	0.00

Visualization

Abstract