Writing testbenches: functional verification of HDL models
Writing testbenches: functional verification of HDL models
Model Checking in a Microprocessor Design Project
CAV '97 Proceedings of the 9th International Conference on Computer Aided Verification
Priority directed test generation for functional verification using neural networks
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
A Survey of Hybrid Techniques for Functional Verification
IEEE Design & Test
Model-Based Quality Assurance of Automotive Software
MoDELS '08 Proceedings of the 11th international conference on Model Driven Engineering Languages and Systems
Property analysis and design understanding
Proceedings of the Conference on Design, Automation and Test in Europe
EmGen: an automatic test-program generation tool for embedded IP cores
ICESS'04 Proceedings of the First international conference on Embedded Software and Systems
| Hi-index | 0.00 |
This paper describes the verification of two versions of a bridge between two on-chip buses. The verification was performed just as the Infineon Technologies Design Centre in Bristol was introducing pseudo-random testing (using Specman) and property checking (using GateProp) into their verification flows and thus provides a good opportunity to compare these two techniques with the existing strategy of directed testing using VHDL bus functional models.