Profile assisted register allocation
SAC '00 Proceedings of the 2000 ACM symposium on Applied computing - Volume 2
Code Generation for Functional Validation of Pipelined Microprocessors
Journal of Electronic Testing: Theory and Applications
MicroGP—An Evolutionary Assembly Program Generator
Genetic Programming and Evolvable Machines
Efficient techniques for automatic verification-oriented test set optimization
International Journal of Parallel Programming
Computer architecture development courses in Toulouse Universities
WCAE-5 '99 Proceedings of the 1999 workshop on Computer architecture education
Using custom hardware and simulation to support computer systems teaching
WCAE '02 Proceedings of the 2002 workshop on Computer architecture education: Held in conjunction with the 29th International Symposium on Computer Architecture
Generating an Efficient Instruction Set Simulator from a Complete Property Suite
RSP '09 Proceedings of the 2009 IEEE/IFIP International Symposium on Rapid System Prototyping
Automatic completion and refinement of verification sets for microprocessor cores
EC'05 Proceedings of the 3rd European conference on Applications of Evolutionary Computing
| Hi-index | 0.00 |
From the Publisher:The definitive source for the DLX instruction set architecture introduced in John L. Hennessy and David A. Patterson's Computer Architecture: A Quantitative Approach. DLX is a selective amalgam of several sophisticated load/store architectures; it was developed to serve as a simple example of a pure RISC architecture and is invoked throughout Computer Architecture to demonstrate design principles. With its complete and up-to-date information on the details of DLX, this handbook is a valuable supplement for anyone studying from Computer Architecture, whether self-taught or as part of a class. It will also make an informative addition to the library of any computer systems designer or RISC aficionado. Beginning with the origins and history of DLX, the opening section of the handbook covers the essential topics of registers, data formats, addressing, and interrupt handling. The second section provides a general description of the instruction set architecture, followed by the specifics of DLX instruction types, format notation, and operation notation. Appendices provide a quick reference to the instruction set and the latest available version of documentation for the DLXsim simulator.