Generation of Technology-Independent Retargetable Analog Blocks

Authors:
R. Castro-López;F. V. Fernández;F. Medeiro;A. Rodríguez-Vázquez
Affiliations:
Instituto de Microelectrónica de Sevilla, Centro Nacional de Microelectrónica, Edificio CICA, Avda. Reina Mercedes s/n, E-41012-Sevilla, Spain Tel.: +34 955 056 666, Fax: + ...;Instituto de Microelectrónica de Sevilla, Centro Nacional de Microelectrónica, Edificio CICA, Avda. Reina Mercedes s/n, E-41012-Sevilla, Spain Tel.: +34 955 056 666, Fax: + ...;Instituto de Microelectrónica de Sevilla, Centro Nacional de Microelectrónica, Edificio CICA, Avda. Reina Mercedes s/n, E-41012-Sevilla, Spain Tel.: +34 955 056 666, Fax: + ...;Instituto de Microelectrónica de Sevilla, Centro Nacional de Microelectrónica, Edificio CICA, Avda. Reina Mercedes s/n, E-41012-Sevilla, Spain Tel.: +34 955 056 666, Fax: + ...
Venue:
Analog Integrated Circuits and Signal Processing
Year:
2002

Citing 4
Cited 4

Global design of analog cells using statistical optimization techniques

Analog Integrated Circuits and Signal Processing - Special issue on analog signal processing
Synthesis of high-performance analog circuits in ASTRX/OBLX

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Automation of IC layout with analog constraints

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

IPRAIL: intellectual property reuse-based analog IC layout automation

Integration, the VLSI Journal - Special issue on analog and mixed-signal IC design and design methodologies
Multiple specifications radio-frequency integrated circuit design with automatic template-driven layout retargeting

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Hierarchical extraction and verification of symmetry constraints for analog layout automation

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
ARCHER: an automated RF-IC Rx front-end circuit design tool

Analog Integrated Circuits and Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper introduces a complete methodology for retargeting of analog cells to different sets of specifications. This methodology is technology-independent, thus allowing the migration, from one technology to another, of the circuit under retargeting. Careful integration of the device sizing and layout generation tasks via the incorporation of layout constraints during the sizing process allows to generate fully functional designs in a few minutes. The methodology is illustrated via the retargeting of a fully-differential Miller-compensated two-stage operational amplifier for a new set of specifications and two different technological processes.