Sparse matrices: numerical aspects with applications for scientists and engineers
Sparse matrices: numerical aspects with applications for scientists and engineers
IEEE INFOCOM '92 Proceedings of the eleventh annual joint conference of the IEEE computer and communications societies on One world through communications (Vol. 1)
Improved queueing analysis of shared buffer switching networks
IEEE/ACM Transactions on Networking (TON)
Dimensioning of an ATM switch with shared buffer and threshold priority
Computer Networks and ISDN Systems
Performance analysis of ATM Banyan networks with shared queueing—part I: random offered traffic
IEEE/ACM Transactions on Networking (TON)
IEEE/ACM Transactions on Networking (TON)
A flexible shared-buffer switch for ATM at Gb/s rates
Computer Networks and ISDN Systems
Introduction to ATM Design and Performance: With Applications Analysis Software
Introduction to ATM Design and Performance: With Applications Analysis Software
A novel architecture for an ATM switch
ICCD '95 Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors
Call admission control schemes: a review
IEEE Communications Magazine
IEEE Communications Magazine
Scalable multi-QoS IP+ATM switch router architecture
IEEE Communications Magazine
Review: Review of recent shared memory based ATM switches
Computer Communications
Guest Editorial Network Support for Multipoint Communication
IEEE Journal on Selected Areas in Communications
Scalable shared-buffering ATM switch with a versatile searchable queue
IEEE Journal on Selected Areas in Communications
Sharing memory in banyan-based ATM switches
IEEE Journal on Selected Areas in Communications
On multicast support for shared-memory-based ATM switch architecture
IEEE Network: The Magazine of Global Internetworking
Hi-index | 0.00 |
Shared-memory switches are still in commercial use and in the future will possibly be used in large-scale multistage architectures. The need to handle multicasting is also growing. In this paper analytical models are presented for shared-memory switches with the Replicate-At-Send-distinct address queue multicast scheme. Models for both Random (Bernoulli) and Bursty (Correlated) traffic sources are presented. The models are accurate for various loads, with different ratios of multicast traffic and a range of fanout sizes. They can be further extended to analyse more complex multicast schemes or multistage architectures.