Reduced instruction set computers
Communications of the ACM - Special section on computer architecture
Hardware/software tradeoffs for increased performance
ASPLOS I Proceedings of the first international symposium on Architectural support for programming languages and operating systems
An overview of the mesa processor architecture
ASPLOS I Proceedings of the first international symposium on Architectural support for programming languages and operating systems
ASPLOS I Proceedings of the first international symposium on Architectural support for programming languages and operating systems
Systematic protection mechanism design
ASPLOS I Proceedings of the first international symposium on Architectural support for programming languages and operating systems
ACM SIGARCH Computer Architecture News
ACM SIGARCH Computer Architecture News
The RISC processor DMN-6: a unified data-control flow architecture
ACM SIGARCH Computer Architecture News
VLSI Architectures for Neural Networks
IEEE Micro
One Instruction Set Computers for Image Processing
Journal of VLSI Signal Processing Systems
Ten years of Forth in ACM Sigplan Notices: part 1
ACM SIGPLAN Notices
Using Transport Triggered Architectures for Embedded Processor Design
Integrated Computer-Aided Engineering
Feedback-driven binary code diversification
ACM Transactions on Architecture and Code Optimization (TACO) - Special Issue on High-Performance Embedded Architectures and Compilers
| Hi-index | 0.00 |
Reduced instruction set computer (RISC) architectures have attracted considerable interest during the past decade. The ultimate RISC architecture presented here is an extreme yet simple illustration of such an architecture. It has only one instruction, move memory to memory, yet it is useful.