ACM SIGARCH Computer Architecture News
Fundamentals of digital image processing
Fundamentals of digital image processing
Preliminary design of a parallel SIC architecture
Microprocessing and Microprogramming
Architecture synthesis of high-performance application-specific processors
Architecture synthesis of high-performance application-specific processors
High-level synthesis: introduction to chip and system design
High-level synthesis: introduction to chip and system design
Register allocation for software pipelined loops
PLDI '92 Proceedings of the ACM SIGPLAN 1992 conference on Programming language design and implementation
Computer architecture (2nd ed.): a quantitative approach
Computer architecture (2nd ed.): a quantitative approach
Synthesis and Optimization of Digital Circuits
Synthesis and Optimization of Digital Circuits
High-Level Synthesis for Real-Time Digital Signal Processing
High-Level Synthesis for Real-Time Digital Signal Processing
The Synthesis Approach to Digital System Design
The Synthesis Approach to Digital System Design
High-Level VLSI Synthesis
From Behavior to Structure: High-Level Synthesis
IEEE Design & Test
Design and test space exploration of transport-triggered architectures
DATE '00 Proceedings of the conference on Design, automation and test in Europe
Effects of program compression
Journal of Systems Architecture: the EUROMICRO Journal
Dual Antenna Receivers for High Data Rate Terminals
Wireless Personal Communications: An International Journal
Dual Antenna Receivers for High Data Rate Terminals
Wireless Personal Communications: An International Journal
Dictionary-based program compression on customizable processor architectures
Microprocessors & Microsystems
Hardware cost estimation for application-specific processor design
SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Low-power, high-performance TTA processor for 1024-point fast fourier transform
SAMOS'06 Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Software pipelining support for transport triggered architecture processors
SAMOS'06 Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Effects of program compression
SAMOS'06 Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Design of a low-power embedded processor architecture using asynchronous function units
ACSAC'07 Proceedings of the 12th Asia-Pacific conference on Advances in Computer Systems Architecture
ISPA'07 Proceedings of the 5th international conference on Parallel and Distributed Processing and Applications
A low-power globally synchronous locally asynchronous FFT processor
HPCC'07 Proceedings of the Third international conference on High Performance Computing and Communications
Improving processor efficiency by statically pipelining instructions
Proceedings of the 14th ACM SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems
| Hi-index | 0.00 |
In this paper we propose the usage of Transport Triggered Architectures (TTAs) as a template for the design of application specific processors. TTAs can be compared to VLIWs (Very Long Instruction Word processors); both exploit the instruction level parallelism available at compile-time. However, TTAs are programmed differently. TTAs combine a set of interesting features; apart from being fully programmable, they have favorable scaling characteristics, they easily incorporate arbitrary functionality, and their organization is well structured, allowing easy and automatic design. The paper explains these features. Based on this template a set of design tools has been developed; they include a parallelizing C/C++ compiler which exploits the available processor and application concurrency, aprocessor generator, simulators, profilers, and a tool for architecture exploration; these tools are integrated within a graphical user interface. In the paper we briefly describe these tools and demonstrate how they can be applied to a particular application. This example application is taken from the image processing area. It will be shown how the tools assist in exploring many solutions, including those which incorporate application specific functionality.