Hardware cost estimation for application-specific processor design

Authors:
Teemu Pitkänen;Tommi Rantanen;Andrea Cilio;Jarmo Takala
Affiliations:
Tampere University of Technology, Tampere, Finland;Tampere University of Technology, Tampere, Finland;Tampere University of Technology, Tampere, Finland;Tampere University of Technology, Tampere, Finland
Venue:
SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Year:
2005

Citing 11
Cited 1

Cycle-accurate macro-models for RT-level power analysis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Dynamic power estimation using the probabilistic contribution measure (PCM)

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Wattch: a framework for architectural-level power analysis and optimizations

Proceedings of the 27th annual international symposium on Computer architecture
A scalable methodology for cost estimation in a transformational high-level design space exploration environment

Proceedings of the conference on Design, automation and test in Europe
Cycle-accurate energy measurement and characterization with a case study of the ARM7TDMI

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Microprocessor Architectures: From VLIW to Tta

Microprocessor Architectures: From VLIW to Tta
Evaluating Integrated Hardware-Software Optimizations Using a Unified Energy Estimation Framework

IEEE Transactions on Computers
Block-wise Extraction of Rent's Exponents for an Extensible Processor

ISVLSI '03 Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03)
XTREM: a power simulator for the Intel XScale® core

Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
A New Framework for Power Estimation of Embedded Systems

Computer
Using Transport Triggered Architectures for Embedded Processor Design

Integrated Computer-Aided Engineering

Pre-synthesis resource generation and estimation for transport-triggered architecture (TTA)-like architecture

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, a methodology for estimating area, energy consumption and execution time of an application executed on a specified processor is proposed. In addition, a design exploration process to find suitable processor architectures for a specific application is proposed. Cost and performance estimation is an important part of the exploration process. The actual cost estimation is based on predefined characterizations of cost and performance of resources stored in a database. The results show that the method is quick and its accuracy is sufficient for design space exploration.