Data Cache and Direct Memory Access in Programming Mediaprocessors

Authors:
Donglok Kim;Ravi Managuli;Yongmin Kim
Affiliations:
-;-;-
Venue:
IEEE Micro
Year:
2001

Citing 6
Cited 11

A performance study of software and hardware data prefetching schemes

ISCA '94 Proceedings of the 21st annual international symposium on Computer architecture
Computer architecture (2nd ed.): a quantitative approach

Computer architecture (2nd ed.): a quantitative approach
An efficient FFT algorithm for superscalar and VLIW processor architectures

Real-Time Imaging
Efficient implementation of image warping on a multimedia processor

Real-Time Imaging
Multidimensional Digital Signal Processing

Multidimensional Digital Signal Processing
The MAP1000A VLIW Mediaprocessor

IEEE Micro

Efficient 2D FFT implementation on mediaprocessors

Parallel Computing
Strategies for Mapping Algorithms to Mediaprocessors for High Performance

IEEE Micro
Enabling run-time memory data transfer optimizations at the system level with automated extraction of embedded software metadata information

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
CUBA: an architecture for efficient CPU/co-processor data communication

Proceedings of the 22nd annual international conference on Supercomputing
Efficient Data Access Management for FPGA-Based Image Processing SoCs

RSP '09 Proceedings of the 2009 IEEE/IFIP International Symposium on Rapid System Prototyping
Direct memory access usage optimization in network applications for reduced memory latency and energy consumption

Journal of Embedded Computing - PATMOS 2007 selected papers on low power electronics
Architecture exploration for efficient data transfer and storage in data-parallel applications

EuroPar'10 Proceedings of the 16th international Euro-Par conference on Parallel processing: Part I
Template-based memory access engine for accelerators in SoCs

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Cat-tail dma: efficient image data transport for multicore embedded mobile systems

Journal of Mobile Multimedia
Exploration of 3D grid caching strategies for ray-shooting

Journal of Real-Time Image Processing
Direct memory access optimization in wireless terminals for reduced memory latency and energy consumption

PATMOS'07 Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

Mediaprocessors provide high performance by using both instruction- and data-level parallelism. Because of the increased computing power, transferring data between off- and on-chip memories without slowing down the core processor's performance is challenging. Two methods, data cache and direct memory access, address this problem in different ways.