A Dynamic Programming Algorithm for Cache Memory Partitioning for Real-Time Systems

Authors:
J. E. Sasinowski;J. K. Strosnider
Affiliations:
-;-
Venue:
IEEE Transactions on Computers
Year:
1993

Citing 4
Cited 6

Cache memory design: an art evolves

IEEE Spectrum
Algorithmics: theory & practice

Algorithmics: theory & practice
Predictable cache design for real-time systems

Predictable cache design for real-time systems
Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment

Journal of the ACM (JACM)

Exploring locking & partitioning for predictable shared caches on multi-cores

Proceedings of the 45th annual Design Automation Conference
A data centered approach for cache partitioning in embedded real-time database system

WSEAS Transactions on Computers
Cache-aware timing analysis of streaming applications

Real-Time Systems
Improving the WCET computation in the presence of a lockable instruction cache in multitasking real-time systems

Journal of Systems Architecture: the EUROMICRO Journal
Joint task assignment and cache partitioning with cache locking for WCET minimization on MPSoC

Journal of Parallel and Distributed Computing
PDPA: period driven task and cache partitioning algorithm for multi-core systems

Proceedings of the 20th International Conference on Real-Time and Network Systems

Quantified Score

Hi-index	14.98

Visualization

Abstract

An algorithm for optimally partitioning two-level memory systems for deterministic, real-time performance is presented. The algorithm finds the optimal solution in polynomial time, which supports on-line reconfiguration of memory resources in response to changing requirements.