Quantitative system performance: computer system analysis using queueing network models
Quantitative system performance: computer system analysis using queueing network models
Cache coherence protocols: evaluation using a multiprocessor simulation model
ACM Transactions on Computer Systems (TOCS)
Exact performance estimates for multiprocessor memory and bus interference
IEEE Transactions on Computers
Numerical analysis: 4th ed
ISCA '88 Proceedings of the 15th Annual International Symposium on Computer architecture
Evaluating the performance of software cache coherence
ASPLOS III Proceedings of the third international conference on Architectural support for programming languages and operating systems
Analysis and Comparison of Cache Coherence Protocols for a Packet-Switched Multiprocessor
IEEE Transactions on Computers
Comparison of hardware and software cache coherence schemes
ISCA '91 Proceedings of the 18th annual international symposium on Computer architecture
Markovian Queueing Network Models for Performance Analysis of a Single-Bus Multiprocessor System
IEEE Transactions on Computers
Evaluating Design Choices for Shared Bus Multiprocessors in a Throughput-Oriented Environment
IEEE Transactions on Computers
SIGMETRICS '86/PERFORMANCE '86 Proceedings of the 1986 ACM SIGMETRICS joint international conference on Computer performance modelling, measurement and evaluation
Implementing a cache consistency protocol
ISCA '85 Proceedings of the 12th annual international symposium on Computer architecture
The MVA priority approximation
ACM Transactions on Computer Systems (TOCS)
A comparison of numerical techniques in Markov modeling
Communications of the ACM
A low-overhead coherence solution for multiprocessors with private cache memories
ISCA '84 Proceedings of the 11th annual international symposium on Computer architecture
A Subsystem-Oriented Performance Analysis Methodology for Shared-Bus Multiprocessors
IEEE Transactions on Parallel and Distributed Systems
AMVA techniques for high service time variability
Proceedings of the 2000 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
Mean Value Analysis: a Personal Account
Performance Evaluation: Origins and Directions
Parallel program performance prediction using deterministic task graph analysis
ACM Transactions on Computer Systems (TOCS)
Power macromodeling of MPSoC message passing primitives
ACM Transactions on Embedded Computing Systems (TECS) - Special Section LCTES'05
| Hi-index | 0.00 |
An accurate and efficient model of a commercial multiprocessor bus is developed. Fourimportant characteristics of the bus design are modeled: asynchronous memory writeoperations; in-order delivery of responses to processor read requests; priority schedulingof memory responses; and upper bounds on the number of outstanding processorrequests. A two-level hierarchical model employing both Markov chain and mean valueanalysis techniques for analyzing queueing networks is used. The model is shown toaccurately predict measured system performance for two parallel program workloads thathave different memory access characteristics. The results provide evidence that analyticqueueing models can be extremely accurate in spite of simplifying assumptions requiredfor model tractability. Model estimates are compared against detailed simulation of thebus to investigate in more detail the likely source of small model inaccuracies. The use ofthe analytical model for assessing system design tradeoffs is illustrated.