A Two Dimensional Vector Architecture for Multimedia

Authors:
Ahmed El-Mahdy;Ian Watson
Affiliations:
-;-
Venue:
Euro-Par '01 Proceedings of the 7th International Euro-Par Conference Manchester on Parallel Processing
Year:
2001

Citing 7
Cited 2

Data prefetching in multiprocessor vector cache memories

ISCA '91 Proceedings of the 18th annual international symposium on Computer architecture
MOM: a matrix SIMD instruction set architecture for multimedia applications

SC '99 Proceedings of the 1999 ACM/IEEE conference on Supercomputing
How Multimedia Workloads Will Change Processor Design

Computer
Billion-Transistor Architectures

Computer
Challenges to Combining General-Purpose and Multimedia Processors

Computer
A New Direction for Computer Architecture Research

Computer
Exploiting Cache in Multimedia

ICMCS '99 Proceedings of the IEEE International Conference on Multimedia Computing and Systems - Volume 2

SV: enhancing SIMD architectures via combined SIMD-Vector approach

ICA3PP'10 Proceedings of the 10th international conference on Algorithms and Architectures for Parallel Processing - Volume Part I
Efficient multimedia coprocessor with enhanced SIMD engines for exploiting ILP and DLP

Parallel Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Vector processing is gaining attention for supporting multimedia workloads, particularly small subword vectors. In this paper we propose a novel vector instruction set combining the benefits of subword parallelism and traditional vector processing. We also develop a simple cache prefetching optimisation that exploits the two dimensional data access pattern of multimedia MPEG2 video applications. The architecture parameter space is explored by a simple analytical study. The analysis is complemented by detailed simulation of the actual system where it is shown that the optimised cache removes 75% of the misses and the instruction set performance is equivalent to a subword instruction with double the word size on the average.