Introduction to parallel algorithms and architectures: array, trees, hypercubes
Introduction to parallel algorithms and architectures: array, trees, hypercubes
The SIMD model of parallel computation
The SIMD model of parallel computation
Designing and Building Parallel Programs: Concepts and Tools for Parallel Software Engineering
Designing and Building Parallel Programs: Concepts and Tools for Parallel Software Engineering
MFAST: a single chip highly parallel image processing architecture
ICIP '95 Proceedings of the 1995 International Conference on Image Processing (Vol. 1)-Volume 1 - Volume 1
Design of a Massively Parallel Processor
IEEE Transactions on Computers
Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS
A 90k Gate ``CLB'' for Parallel Distributed Computing
IPDPS '00 Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing
Embedded processor design challenges
Indirect VLIW memory allocation for the ManArray multiprocessor DSP
ACM SIGARCH Computer Architecture News
| Hi-index | 0.00 |
The present paper introduces the new interconnection network of the BOPS ManArray family of available core products. To form a ManArray network, the processing elements are completely connected within clusters and communicate with members of only two other clusters thereby reducing signal fan-out and wiring density. With this simple network, single-step communications between a hypercube and its compliment node, single-step transpose operations, and a diameter of 2 are achieved.