Deadlock Avoidance for Wormhole Based Switches

Authors:
Ingebjørg Theiss;Olav Lysne
Affiliations:
-;-
Venue:
Euro-Par '00 Proceedings from the 6th International Euro-Par Conference on Parallel Processing
Year:
2000

Citing 6
Cited 0

The turn model for adaptive routing

Journal of the ACM (JACM)
Interconnection Networks: An Engineering Approach

Interconnection Networks: An Engineering Approach
A Survey of Wormhole Routing Techniques in Direct Networks

Computer
Myrinet: A Gigabit-per-Second Local Area Network

IEEE Micro
Switches and Switch Interconnects

MPPOI '97 Proceedings of the 4th International Conference on Massively Parallel Processing Using Optical Interconnections
Deadlock Avoidance for Switches Based on Wormhole Networks

ICPP '99 Proceedings of the 1999 International Conference on Parallel Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper considers the architecture of switches. In particular we study how virtual cut-through and wormhole networks can be used as the switch internal interconnect. Introducing such switches into a deadlock free interconnect may give rise to new deadlocks. Previously, to reason that no deadlocks are created, the resulting system was considered globally, that is, the interconnects of the switches themselves was considered as part of the system. Using flow control across the switch will eliminate the possibility of creating new deadlocks, and further global reasoning will not be necessary.