SPEComp: A New Benchmark Suite for Measuring Parallel Computer Performance

Authors:
Vishal Aslot;Max J. Domeika;Rudolf Eigenmann;Greg Gaertner;Wesley B. Jones;Bodo Parady
Affiliations:
-;-;-;-;-;-
Venue:
WOMPAT '01 Proceedings of the International Workshop on OpenMP Applications and Tools: OpenMP Shared Memory Parallel Programming
Year:
2001

Citing 5
Cited 49

Public international benchmarks for parallel computers: PARKBENCH committee: Report-1

Scientific Programming
The SPLASH-2 programs: characterization and methodological considerations

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
On the Automatic Parallelization of the Perfect Benchmarks®

IEEE Transactions on Parallel and Distributed Systems
SPEC HPG benchmarks: performance evaluation with large-scale science and engineering applications

Performance evaluation and benchmarking with realistic applications
Benchmarking with Real Industrial Applications: The SPEC High-Performance Group

IEEE Computational Science & Engineering

Performance Evaluation of the Hitachi SR8000 Using OpenMP Benchmarks

ISHPC '02 Proceedings of the 4th International Symposium on High Performance Computing
Large System Performance of SPEC OMP2001 Benchmarks

ISHPC '02 Proceedings of the 4th International Symposium on High Performance Computing
Towards OpenMP Execution on Software Distributed Shared Memory Systems

ISHPC '02 Proceedings of the 4th International Symposium on High Performance Computing
SPEC HPC2002: The Next High-Performance Computer Benchmark

ISHPC '02 Proceedings of the 4th International Symposium on High Performance Computing
Impact of Compiler-based Data-Prefetching Techniques on SPEC OMP Application Performance

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers - Volume 01
Exploiting Barriers to Optimize Power Consumption of CMPs

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers - Volume 01
Note: The distributed virtual shared-memory system based on the InfiniBand architecture

Journal of Parallel and Distributed Computing - Special issue: Design and performance of networks for super-, cluster-, and grid-computing: Part I
Study of OpenMP applications on the InfiniBand-based software distributed shared-memory system

Parallel Computing - OpenMp
Running OpenMP applications efficiently on an everything-shared SDSM

Journal of Parallel and Distributed Computing - Special issue: 18th International parallel and distributed processing symposium
IPC Considered Harmful for Multiprocessor Workloads

IEEE Micro
In-Network Caching for Chip Multiprocessors

HiPEAC '09 Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers
Extensible transactional memory testbed

Journal of Parallel and Distributed Computing
Accelerating multicore reuse distance analysis with sampling and parallelization

Proceedings of the 19th international conference on Parallel architectures and compilation techniques
Adaptive prefetching for shared cache based chip multiprocessors

Proceedings of the Conference on Design, Automation and Test in Europe
CCRG OpenMP compiler: experiments and improvements

IWOMP'05/IWOMP'06 Proceedings of the 2005 and 2006 international conference on OpenMP shared memory parallel programming
SPEC OpenMP benchmarks on four generations of NEC SX parallel vector systems

IWOMP'05/IWOMP'06 Proceedings of the 2005 and 2006 international conference on OpenMP shared memory parallel programming
Evaluating OpenMP on chip multithreading platforms

IWOMP'05/IWOMP'06 Proceedings of the 2005 and 2006 international conference on OpenMP shared memory parallel programming
Enhancing L2 organization for CMPs with a center cell

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
A workload-aware mapping approach for data-parallel programs

Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers
On-line analysis of hardware performance events for workload characterization and processor frequency scaling decisions

Proceedings of the 2nd ACM/SPEC International Conference on Performance engineering
Iris: A hybrid nanophotonic network design for high-performance and low-power on-chip communication

ACM Journal on Emerging Technologies in Computing Systems (JETC)
Considerations when evaluating microprocessor platforms

HotPar'11 Proceedings of the 3rd USENIX conference on Hot topic in parallelism
METE: meeting end-to-end QoS in multicores through system-wide resource management

ACM SIGMETRICS Performance Evaluation Review - Performance evaluation review
A helper thread based dynamic cache partitioning scheme for multithreaded applications

Proceedings of the 48th Design Automation Conference
Simultaneous multithreading on x86_64 systems: an energy efficiency evaluation

HotPower '11 Proceedings of the 4th Workshop on Power-Aware Computing and Systems
Adaptive runtime selection of parallel schedules in the polytope model

Proceedings of the 19th High Performance Computing Symposia
An evaluation of auto-scoping in OpenMP

WOMPAT'04 Proceedings of the 5th international conference on OpenMP Applications and Tools: shared Memory Parallel Programming with OpenMP
Effect of optimizations on performance of OpenMP programs

HiPC'04 Proceedings of the 11th international conference on High Performance Computing
Characterization of OpenMP applications on the infiniband-based distributed virtual shared memory system

HiPC'04 Proceedings of the 11th international conference on High Performance Computing
Hardware support for OpenMP collective operations

LCPC'09 Proceedings of the 22nd international conference on Languages and Compilers for Parallel Computing
A data layout optimization framework for NUCA-based multicores

Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture
OMPCUDA: OpenMP execution framework for CUDA based on omni OpenMP compiler

IWOMP'10 Proceedings of the 6th international conference on Beyond Loop Level Parallelism in OpenMP: accelerators, Tasking and more
A hybrid NoC design for cache coherence optimization for chip multiprocessors

Proceedings of the 49th Annual Design Automation Conference
VMAD: an advanced dynamic program analysis and instrumentation framework

CC'12 Proceedings of the 21st international conference on Compiler Construction
Dynamic adaptive virtual core mapping to improve power, energy, and performance in multi-socket multicores

Proceedings of the 21st international symposium on High-Performance Parallel and Distributed Computing
UniFI: leveraging non-volatile memories for a unified fault tolerance and idle power management technique

Proceedings of the 26th ACM international conference on Supercomputing
An OpenMP 3.1 validation testsuite

IWOMP'12 Proceedings of the 8th international conference on OpenMP in a Heterogeneous World
Power-aware multi-core simulation for early design stage hardware/software co-optimization

Proceedings of the 21st international conference on Parallel architectures and compilation techniques
Coalition threading: combining traditional andnon-traditional parallelism to maximize scalability

Proceedings of the 21st international conference on Parallel architectures and compilation techniques
Off-chip access localization for NoC-based multicores

Proceedings of the 21st international conference on Parallel architectures and compilation techniques
Performance enhancement under power constraints using heterogeneous CMOS-TFET multicores

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Improving last level cache locality by integrating loop and data transformations

Proceedings of the International Conference on Computer-Aided Design
Reuse-based online models for caches

Proceedings of the ACM SIGMETRICS/international conference on Measurement and modeling of computer systems
Reshaping cache misses to improve row-buffer locality in multicore systems

PACT '13 Proceedings of the 22nd international conference on Parallel architectures and compilation techniques
Decoupled compressed cache: exploiting spatial locality for energy-optimized compressed caching

Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture
Imbalanced cache partitioning for balanced data-parallel programs

Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture
DrDebug: Deterministic Replay based Cyclic Debugging with Dynamic Slicing

Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization
PCantorSim: Accelerating parallel architecture simulation through fractal-based sampling

ACM Transactions on Architecture and Code Optimization (TACO)
Integrating profile-driven parallelism detection and machine-learning-based mapping

ACM Transactions on Architecture and Code Optimization (TACO)

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a new benchmark suite for parallel computers. SPEComp targets mid-size parallel servers. It includes a number of science/engineering and data processing applications. Parallelism is expressed in the OpenMP API. The suite includes two data sets, Medium and Large, of approximately 1.6 and 4 GB in size. Our overview also describes the organization developing SPEComp, issues in creating OpenMP parallel benchmarks, the benchmarking methodology underlying SPEComp, and basic performance characteristics.