Test generation based diagnosis of device parameters for analog circuits
Proceedings of the conference on Design, automation and test in Europe
VTS '99 Proceedings of the 1999 17TH IEEE VLSI Test Symposium
Estimating path delay distribution considering coupling noise
Proceedings of the 17th ACM Great Lakes symposium on VLSI
Hi-index | 0.00 |
In this paper we present a test generation approach for time and frequency domain testing of analog circuits. Tests are generated to detect faulty circuits which violate one or more circuit specifications with- out explicitly performing exhaustive specification based tests. We formulate the test stimulus generation problem as a search problem in which the primary goal is to reduce the probability of classifying a bad circuit as good and vice versa. Genetic algorithms are used to search for the optimum transient and steady state tests.