Defect and Fault Tolerance FPGAs by Shifting the Configuration Data

Authors:
Abderrahim Doumar;Satoshi Kaneko;Hideo Ito
Affiliations:
-;-;-
Venue:
DFT '99 Proceedings of the 14th International Symposium on Defect and Fault-Tolerance in VLSI Systems
Year:
1999

Citing 0
Cited 7

Run-Time defect tolerance using JBits

FPGA '01 Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays
Computer Aided Design of Fault-Tolerant Application Specific Programmable Processors

IEEE Transactions on Computers
Detecting, diagnosing, and tolerating faults in SRAM-based field programmable gate arrays: a survey

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2001 international conference on computer design (ICCD)
Analysis of yield loss due to random photolithographic defects in the interconnect structure of FPGAs

Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays
Defect tolerance at the end of the roadmap

Nano, quantum and molecular computing
A framework for enabling fault tolerance in reconfigurable architectures

ARC'10 Proceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and Applications
A low-cost fault tolerant solution targeting commercial FPGA devices

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

The homogeneous structure of field programmable gate arrays (FPGAs) suggests that the defect tolerance can be achieved by shifting the configuration data inside the FPGA. This paper proposes a new approach for tolerating the defects in FPGA's configurable logic blocks (CLBs). The defects affecting the FPGA's interconnection resources can also be tolerated with a high probability. This method is suited for the makers, since the yield of the chip is considerably improved, specially for large sizes. On the other hand, defect-free chips can be used as either maximum size, ordinary array chips or fault tolerant chips. In the fault tolerant chips, the users will be able to achieve directly the fault tolerance by only shifting the design data automatically, without changing the physical design of the running application, without loading other configurations data from the off-chip FPGA, and without the intervention of the company. For tolerating defective resources, the use of spare CLBs is required. In this paper, two possibilities for distributing the spare resources (king-shifting and horse-allocation) are introduced and compared.