A framework for enabling fault tolerance in reconfigurable architectures

Authors:
Kostas Siozios;Dimitrios Soudris;Dionisios Pnevmatikatos
Affiliations:
School of Elect. S Computer Eng., National Technical University of Athens, Greece;School of Elect. S Computer Eng., National Technical University of Athens, Greece;Electronic S Computer Eng. Department, Technical University of Crete, Greece
Venue:
ARC'10 Proceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and Applications
Year:
2010

Citing 8
Cited 1

IBM experiments in soft fails in computer electronics (1978–1994)

IBM Journal of Research and Development - Special issue: terrestrial cosmic rays and soft errors
Efficiently supporting fault-tolerance in FPGAs

FPGA '98 Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays
Defect and Fault Tolerance FPGAs by Shifting the Configuration Data

DFT '99 Proceedings of the 14th International Symposium on Defect and Fault-Tolerance in VLSI Systems
NANOPRISM: a tool for evaluating granularity vs. reliability trade-offs in nano architectures

Proceedings of the 14th ACM Great Lakes symposium on VLSI
Analysis of yield loss due to random photolithographic defects in the interconnect structure of FPGAs

Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays
Defect-Aware Design Paradigm for Reconfigurable Architectures

ISVLSI '06 Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures
Fault-Tolerance Techniques for SRAM-Based FPGAs (Frontiers in Electronic Testing)

Fault-Tolerance Techniques for SRAM-Based FPGAs (Frontiers in Electronic Testing)
On the design of tunable fault tolerant circuits on SRAM-based FPGAs for safety critical applications

Proceedings of the conference on Design, automation and test in Europe

A low-cost fault tolerant solution targeting commercial FPGA devices

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Fault tolerance is a pre-request not only for safety critical systems, but almost for the majority of applications. However, the additional hardware elements impose performance degradation. In this paper we propose a software-supported methodology for protecting reconfigurable architectures against Single Event Upsets (SEUs), even if the target device is not aware about this feature. This methodology initially predicts areas of the target architecture where faults are most possible to occur and then inserts selectively redundancy only there. Based on experimental results, we show that our proposed selectively fault-tolerance results to a better tradeoff between desired level of reliability and area, delay, power overhead.