Fault Injection in VHDL Descriptions and Emulation

  • Authors:
  • Régis Leveugle

  • Affiliations:
  • -

  • Venue:
  • DFT '00 Proceedings of the 15th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems
  • Year:
  • 2000

Quantified Score

Hi-index 0.00

Visualization

Abstract

Analyzing at an early stage of the design the potential faulty behaviors of a circuit becomes a major concern due to the increasing probability of faults. It is proposed to carry out such an analysis using fault injections in RT-level VHDL descriptions and hardware prototyping of the circuit under design. Injection of erroneous transitions is automated and results are presented.