Hierarchical channel router

Authors:
M. Burstein;R. Pelavin
Affiliations:
IBM T. J. Watson Research Center, Yorktown Heights, New York;University of Rochester, Rochester, New York
Venue:
25 years of DAC Papers on Twenty-five years of electronic design automation
Year:
1988

Citing 4
Cited 0

An optimum channel-routing algorithm for polycell layouts of integrated circuits

DAC '73 Proceedings of the 10th Design Automation Workshop
A “Dogleg” channel router

DAC '76 Proceedings of the 13th Design Automation Conference
Wire routing by optimizing channel assignment within large apertures

DAC '71 Proceedings of the 8th Design Automation Workshop
A “greedy” channel router

DAC '82 Proceedings of the 19th Design Automation Conference

Quantified Score

Hi-index	0.01

Visualization

Abstract