A New FPGA Architecture for Word-Oriented Datapaths

Authors:
Reiner W. Hartenstein;Rainer Kress;Helmut Reinig
Affiliations:
-;-;-
Venue:
FPL '94 Proceedings of the 4th International Workshop on Field-Programmable Logic and Applications: Field-Programmable Logic, Architectures, Synthesis and Applications
Year:
1994

The MOLEN rho-mu-Coded Processor

FPL '01 Proceedings of the 11th International Conference on Field-Programmable Logic and Applications
Field-Programmable Custom Computing Machines - A Taxonomy -

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
PACT XPP—A Self-Reconfigurable Data Processing Architecture

The Journal of Supercomputing
Scalable Processor Instruction Set Extension

IEEE Design & Test
Flux caches: what are they and are they useful?

SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation

Hi-index	0.00