Switch-level delay models for digital MOS VLSI

  • Authors:
  • J. K. Ousterhout

  • Affiliations:
  • Computer Science Division, Electrical Engineering and Computer Sciences, University of California, Berkeley, CA

  • Venue:
  • 25 years of DAC Papers on Twenty-five years of electronic design automation
  • Year:
  • 1988

Quantified Score

Hi-index 0.00

Visualization

Abstract