On the design of self-checking functional units based on Shannon circuits
DATE '99 Proceedings of the conference on Design, automation and test in Europe
Optimization of error detecting codes for the detection of crosstalk originated errors
Proceedings of the conference on Design, automation and test in Europe
Fault analysis in networks with concurrent error detection properties
Proceedings of the conference on Design, automation and test in Europe
Fault Analysis for Networks with Concurrent Error Detection
IEEE Design & Test
Online Testing Approach for Very Deep-Submicron ICs
IEEE Design & Test
| Hi-index | 0.00 |
The paper proposes an approach for designing TSC networks by means of error detecting code application, based on the analysis of the desired fault-error relation. The network structure is analyzed by taking into account each possible fault, belonging to the adopted fault set, and by verifying if the produced error is detectable with respect to the adopted encoding. If undetectable faults are located, the network is locally modified, so that area overheads for TSC designs is limited.