A variable-radix digit-serial design methodology and its application to the discrete cosine transform

Authors:
M. P. Leong;Philip H. W. Leong
Affiliations:
Department of Computer Science and Engineering, The Chinese University of Hong Kong, Shatin, N.T., Hong Kong;Department of Computer Science and Engineering, The Chinese University of Hong Kong, Shatin, N.T., Hong Kong
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on system-level interconnect prediction (SLIP)
Year:
2003

Citing 11
Cited 3

Systolic Architectures for the Computation of the Discrete Hartley and the Discrete Cosine Transforms Based on Prime Factor Decomposition

IEEE Transactions on Computers
MPEG: a video compression standard for multimedia applications

Communications of the ACM - Special issue on digital multimedia systems
Overview of the p×64 kbit/s video coding standard

Communications of the ACM - Special issue on digital multimedia systems
System level fixed-point design based on an interpolative approach

DAC '97 Proceedings of the 34th annual Design Automation Conference
Fast Discrete Cosine Transform via Computation of Moments

Journal of VLSI Signal Processing Systems
Digit-Serial Computation

Digit-Serial Computation
JPEG Still Image Data Compression Standard

JPEG Still Image Data Compression Standard
Automatic Floating to Fixed Point Translation and its Application to Post-Rendering 3D Warping

FCCM '99 Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines
FRIDGE: An Interactive Code Generation Environment for HW/SW CoDesign

ICASSP '97 Proceedings of the 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '97) -Volume 1 - Volume 1
An efficient CORDIC array structure for the implementation ofdiscrete cosine transform

IEEE Transactions on Signal Processing
Simulation-based word-length optimization method for fixed-pointdigital signal processing systems

IEEE Transactions on Signal Processing

An FPGA-based electronic cochlea

EURASIP Journal on Applied Signal Processing
Fast DCT-I, DCT-III, and DCT-IV via moments

EURASIP Journal on Applied Signal Processing
Design of a low-power, high performance, 8×8bit multiplier using a Shannon-based adder cell

Microelectronics Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

A variable-radix digit-serial design methodology and its application to the implementation of a systolic structure for computing the discrete cosine transform is presented. Based on the parameters supplied by a user, different fixed-point designs can be derived from a single floating-point description where trade-offs among quantization effects, throughput, latency, and area can be addressed. The resulting hardware implementations have variables of different wordlengths and operators of different radices. This design methodology enables efficient exploration of a complex design space to determine the most suitable implementation for a particular application.