Computer arithmetic algorithms
Computer arithmetic algorithms
Plenoptic modeling: an image-based rendering system
SIGGRAPH '95 Proceedings of the 22nd annual conference on Computer graphics and interactive techniques
Proceedings of the 1997 symposium on Interactive 3D graphics
Memory access patterns of occlusion-compatible 3D image warping
HWWS '97 Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware
System level fixed-point design based on an interpolative approach
DAC '97 Proceedings of the 34th annual Design Automation Conference
Multiple-center-of-projection images
Proceedings of the 25th annual conference on Computer graphics and interactive techniques
Proceedings of the 25th annual conference on Computer graphics and interactive techniques
The C++ Programming Language, Third Edition
The C++ Programming Language, Third Edition
Digit-Serial Computation
A Retargetable C Compiler: Design and Implementation
A Retargetable C Compiler: Design and Implementation
Images for Accelerating Architectural Walkthroughs
IEEE Computer Graphics and Applications
Automating Customisation of Floating-Point Designs
FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on system-level interconnect prediction (SLIP)
Synthesis of saturation arithmetic architectures
ACM Transactions on Design Automation of Electronic Systems (TODAES)
FPGAs vs. CPUs: trends in peak floating-point performance
FPGA '04 Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays
An FPGA-based electronic cochlea
EURASIP Journal on Applied Signal Processing
A java simulation tool for fixed-point system design
Proceedings of the 2nd International Conference on Simulation Tools and Techniques
Compiling for reconfigurable computing: A survey
ACM Computing Surveys (CSUR)
| Hi-index | 0.00 |
The automatic conversion of floating point software implementations of algorithms to a equivalent fixed point implementation which can be efficiently implemented in a FCCM remains an obstacle in the rapid systems prototyping design flow. Floating point to fixed point conversion is tedious, error prone and requires a good knowledge of fixed point computer arithmetic. This paper describes a software system called fp designed to automate the process. It consists of a fixed point C++ class; a profiler which is used to determine the number of bits of precision required for each signal in the hardware implementation; an optimizer which finds the minimal number of bits required for a specified degree of accuracy in the implementation and finally and a compiler which takes the information collected by the system and outputs synthesizable VHDL code. A post-rendering 3D image warping application designed using this system is used as an example.