Elimination of multi-cycle false paths by state encoding

Authors:
Z. Hasan;M. J. Ciesielski
Affiliations:
Department of Electrical & Computer Engineering, University of Massachusetts, Amherst, MA;Department of Electrical & Computer Engineering, University of Massachusetts, Amherst, MA
Venue:
EDTC '95 Proceedings of the 1995 European conference on Design and Test
Year:
1995

Citing 6
Cited 2

A unified approach to input-output encoding for FSM state assignment

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Circuit structure relations to redundancy and delay: the KMS algorithm revisited

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Circuit enhancement by eliminating long false paths

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Exact minimum cycle times for finite state machines

DAC '94 Proceedings of the 31st annual Design Automation Conference
Exploiting multi-cycle false paths in the performance optimization of sequential circuits

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Integrating Functional and Temporal Domains in Logic Design: The False Path Problem and Its Implications

Integrating Functional and Temporal Domains in Logic Design: The False Path Problem and Its Implications

Metamorphosis: state assignment by retiming and re-encoding

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Testability of Sequential Circuits with Multi-Cycle False Paths

VTS '97 Proceedings of the 15th IEEE VLSI Test Symposium

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we present a technique to remove multi-cycle false paths from a sequential circuit by the encoding of its states. Based on behavioral level analysis, we derive the necessary and sufficient condition for the encoding of FSM to obtain a false path free implementation. This condition requires the satisfaction of false path dichotomies obtained from symbolic output and next state equations of the machine. The presented approach can significantly impact the multi-cycle false path removal techniques, traditionally applied to gate-level circuits.